

Conformal bilayer *h*-AlN epitaxy on WS₂ as an interfacial layer with ultralow leakage current

Shin-Yuan Wang¹, Shu-Jui Chang², Yu-Che Huang³, Jia Hao Chih¹, Yu-Chin Lin¹, Chao-Ching Cheng², Iuliana Radu², Chenming Hu^{3,4*}, and Chao-Hsin Chien^{1*}

¹*Department of Electronics Engineering, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan*

²*Corporate Research, Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu 30078, Taiwan*

³*International College of Semiconductor Technology, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan*

⁴*Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, California 94720, United States*

hu.chenming@gmail.com, chchien@nycu.edu.tw

Abstract

In this study, we developed an ultrathin epitaxial *h*-AlN interfacial layer (IL) between HfO₂ and a monolayer WS₂ channel using atomic layer deposition (ALD). Overcoming the challenge of growing ultrathin dielectrics on the dangling-bond-free surface of 2D materials, we employed sub-1 nm *h*-AlN as the IL and deposited HfO₂ high-*k* dielectric, achieving a uniform and atomically flat gate dielectric without voids. The resulting structure exhibited an equivalent oxide thickness (EOT) as low as 1 nm and ultra-low leakage currents of approximately 10⁻⁶ A/cm². The fabricated top-gate WS₂ transistors demonstrated on-off ratios around 10⁶ and a subthreshold swing as low as 93 mV/dec. Additionally, we verified the feasibility of using *h*-AlN IL in gate-all-around (GAA) structures.

Furthermore, we achieved *h*-AlN epitaxy by plasma-enhanced ALD (PEALD) below 200°C on monolayer transition metal dichalcogenides (TMDs), demonstrating that the *h*-AlN layered dielectric is an excellent IL with atomic flatness and a relatively high dielectric constant. Combined with 2.7 nm HfO₂, it yielded an EOT of 1 nm. The insertion of *h*-AlN significantly improved the coverage and smoothness of HfO₂, resulting in a gate dielectric with good subthreshold swing, narrow hysteresis, high on-off ratio, and ultra-low gate leakage current densities. These leakage currents are orders of magnitude better than those of traditional Si CMOS, meeting the high-performance and low-power requirements of contemporary technology roadmaps. We also demonstrated the application of layered *h*-AlN epitaxy in GAA structures with an IL thickness below 0.6 nm.

Our work introduces a CMOS-compatible low-temperature ALD process for integrating gate dielectrics, providing excellent thickness scalability and uniform coverage around monolayer WS₂ nanosheets. The combination of high-quality two-dimensional dielectrics and semiconductors will advance the development of future high-performance, low-power electronic devices, opening new avenues for TMD transistor gate dielectric deposition technology.

Keywords - *Gate stack, Atomic layer deposition, 2D materials, h-AlN, Gate-all-around*